Open Access Open Access  Restricted Access Subscription or Fee Access

4-Bit Magnitude Comparator Design Using Different Logic Style

Vipul Mittal, Tanushree ., Madhulika Arora, Meenakshi Yadav, Sakshi Chaudhary

Abstract


 ABSTRACT: 4-bit magnitude comparator using various logic styles is explained in this. Comparison is one of the common arithmetic operation that is used to determine which number is  greater, equal to, or less. Every device from op-amp to Alu needs  to performs comparison operation. At designing level , comparator can be designed using different  logic styles . Here comparison is done for simple 4-Bit combinational comparator and cascaded comparator. Results for  different designs is presented in form of  simulations that is performed on Cadence virtuoso at 180nm technology .

 

 Keywords –– comparator, arithmetic, virtuoso , cascaded 

Cite this Article

Vipul Mittal, Tanushree, Madhulika Arora, Meenakshi Yadav, Sakshi Chaudhary. 4-Bit Magnitude Comparator Design Using Different Logic Styles,  Journal of VLSI Design Tools and Technology. 2015; 5 (2):    16–22p.


Full Text:

PDF

Refbacks

  • There are currently no refbacks.