Open Access Open Access  Restricted Access Subscription or Fee Access

Efficient Design of Pseudo-Random Pattern Generator with High Fault Coverage

Gargi Kaushik, Dinesh Chandra, Sangeeta Mangesh


In this paper a comparative analysis of various test pattern generators is done in terms of power consumed .Testing is a crucial process in VLSI (Very-large-scale integration), not only it ensures proper functioning of the chip ,it also helps identify the common faults that occur as a part of VLSI fabrication. However, the power consumed during the testing process is nearly 40% higher than normal circuit operation. Various test pattern generators have been devised to reduce power starting from a simple counter, linear feedback shift registers which were later modified to ensure equally effective testing consuming less amount of power. The software used for HDL (Hardware description language) simulation in VERILOG is MODELSIM SE 6.5 whereas for power calculation QUARTUS II version 13.1 is used. For fault coverage measurements Auburn University Simulator AUSIM  is used on ISCAS’89 benchmark circuitss344 and s349.


Keywords: BIST, low power test, linear feedback shift register, test pattern generator, pseudo random pattern generation, Quartus II, AUSIM


P.Girard. Survey of low power testing of VLSI circuits. A Modified Clock Scheme for a Low Power BIST Test Pattern Generator. Proc.19th VLSI Test Symposium, IEEE. CS Press, 2001.

Y.Zorian. a Distributed BIST Control Scheme for Complex VLSI Devices. Proc.11th IEEE VTS. Apr 1993; 4–9p.

L. Wang, E. McCluskey. Circuits for Pseudoexhaustive Test Pattern Generation. IEEE Trans.Computer Aided Design. oct1988; 7(10): 1068–1080p.

N. Ahmed, M.H. Tehranipoor, M. Naurani. Low-Transition LFSR for BIST-Based Applications. Computers IEEE Transactions. Mar 2008; 57(3).

Kavitha G. Seetharaman, T. N. Prabakar, Shrinithi. S. Design of Low Power TPG Using LP-LFSR. Third International Conference on Intelligent Systems Modelling and Simulation. 2012.

Anitha R, Bagyaveereswaran V. Braun’s Multiplier Implementation using FPGA with Bypassing Techniques, Int. J. VLSI des. Commun. Syst. Sep 2011; 2(3).

S.Wang, S.K Gupta. Dual Speed LFSR: A New BIST TPG for Low Heat Dissipation. Proc. ITC, IEEE. 1997.

Boye, Tian Wang Li. A Novel BIST TPG for Low Power Testing. IEEE. 2010.

Abdallatif S.Abu Issa, Steven F. Quigley. Bit Swapping LFSR and Scan Chain Ordering: A Novel Technique for Peak And Average Power Reduction in Scan Based BIST. IEEE Trans. for CAD of IC and Systems. May 2009.

V.D Agrawal, M. Bushnell. Essentials of Electronic Testing for Digital, Analog and Mixed-Signal VLSI Circuits. Kluwer Academic Publishers, 2000.

Auburn University Simulator,

Full Text: PDF


  • There are currently no refbacks.