Design and Analysis of Bootstrap Sample and Hold Circuit

Autor/innen

  • Ankush Chunn DR. B.R. AMBEDKAR NATIONAL INSTITUTE OF TECHNOLOGY, JALANDHAR
  • Harsh Sohal

Abstract

This paper describes the design and implementation of open-loop sample and hold-circuit using bootstrap technique, which can be used as front end sampling circuit for high-speed analog-to-digital converters. Different design criteria, viz., speed, power, resolution, linearity, noise and harmonic analysis have been dealt with. Both theoretical analysis and simulation results are carried out. The bootstrap circuit is designed and then compared in a 0.18 and 0.35 μm CMOS process. It is observed that signal-to-noise and distortion ratio (SNDR) and effective number of bits (ENOB) are higher for 0.35 μm technology. But these advantages are at the cost of higher power dissipation. Hence, there exists a trade-off between these performance metrics.Keywords: VLSI, sample and hold, track and hold

Autor/innen-Biografie

  • Ankush Chunn, DR. B.R. AMBEDKAR NATIONAL INSTITUTE OF TECHNOLOGY, JALANDHAR

Veröffentlicht

2014-12-30

Ausgabe

Rubrik

Research Articles