Delay Minimization of 3 Cascaded Inverters with the Help of Logical Effort and Transistor Sizing

Autoři

  • Sampath Kumar V.
  • neerja Singh I am mtech(vlsi design) student of jss academy of technical education ,noida

Klíčová slova:

effort, 3 cascaded inverters, capacitance

Abstrakt

 With logical effort minimum delay of the path can be estimated by only knowing number of stages, path effort, and parasitic delay without the need to assign transistor sizes. This is superior to simulation where delay depends on sizes and you never achieve certainty that the size selected would offer minimum delay. In this work 3 cascaded inverters is being sized in the ratio 1:2:3 to achieve minimum propagation delay and comparison is made with the 3 cascaded inverter not sized in the ratio 1:2:3. 

Biografie autora

  • Sampath Kumar V.
    I am mtech(vlsi design) student of jss academy of technical education ,noida

Publikováno

2012-05-11

Číslo

Sekce

Research Articles