V. 3 N. 2 (2013)

Visualizza V. 3 N. 2 (2013)

Pubblicato: 2013-09-05

Research Articles

Comparative Study of a 32 bit Clock Gated ALU based on Carry Skip Adder and Ripple Carry Adder

Ankit Mitra

1-5
- Accesso riservato PDF (inglese) (USD 20)
Design of Low Power Folded Cascode Current Mirror CMOS OTA and Implementation of 2nd Order Gm-C IF Filter with Analysis of S-Parameter

Kehul A. Shah, N. M. Devashrayee

12-19
- Accesso riservato PDF (inglese) (USD 20)
Logic Optimization Algorithm based on Shannonâ€™s Expansion: Reduction in Area, Power and Delay for Pass Gate Implementation

Usha Sandeep Mehta, Vaishali Dhare, Harikrishna Parmar, Rahul A. Shah

20-30
- Accesso riservato PDF (inglese) (USD 20)

Review Articles

Cogeneration of Fast Motion Estimation Processor and Algorithms Using Loss Less Compression

M. Viji, S. Chitra

6-11
- Accesso riservato PDF (inglese) (USD 20)