Spring til hovedindhold
Spring til hovednavigations-menu
Spring til bundtekst
Open Menu
Journal of VLSI Design Tools & Technology
Current
Archives
Announcements
About
About the Journal
Submissions
Editorial Masthead
Privacy Statement
Contact
Søg
Register
Login
Startside
/
Arkiver
/
Årg. 7 Nr. 1 (2017)
Årg. 7 Nr. 1 (2017)
Publiceret:
2017-03-02
Research Articles
Implementation of Carry Select Adder with Reduced Area Scheme
Pinaki Satpathy
1-5
Abonnementsadgang
PDF (engelsk)
(USD 20)
A Novel Approach for 3D Floor Planning in VLSI with Minimum Dead Space using a New Topological Structure
Ajoy Kumar Khan
6-17
Abonnementsadgang
PDF (engelsk)
(USD 20)
Comparative Analysis of Phase Frequency Detector for Phase-Locked Loops
Gunjankumar R. Modi, Priyesh P. Gandhi, Nilesh D. Patel
18-28
Abonnementsadgang
PDF (engelsk)
(USD 20)
Low-Power Design of Content Addressable Memory using Master Slave Match Line Architecture
Boda Venkata Lakshmi, Boggavarapu Satish Kumar
29-34
Abonnementsadgang
PDF (engelsk)
(USD 20)
Analysis and Implementation of Folding and Interpolating Analog to Digital Converter using Submicron CMOS Technology
Rahulkumar S. Suthar, Priyesh P. Gandhi
35-40
Abonnementsadgang
PDF (engelsk)
(USD 20)
A Novel Approach Based On CHIP High Speed Optical Interconnection Network
Abhishek Sharma, Sudhir Kumar Sharma, Pramod Sharma
41-48
Abonnementsadgang
PDF (engelsk)
(USD 20)
Enhancement in RMPA Parameters using Slotted Rhombus Connected Square Shaped Antenna with left Handed Metamaterial
RamKishor Sharma, Mahendra Kumar Pandey, Sandeep Kumar Agrawal
49-54
Abonnementsadgang
PDF (engelsk)
(USD 20)
Udviklet af
Open Journal Systems
Abonnement
Login for at få adgang til ressourcer, der kun er for abonnenter.
Sprog
čeština
dansk
Deutsch
English
español
français
italiano
日本語
português
русский
中文
Information
Til læsere
Til forfattere
Til bibliotekarer