##navigation.skip.main## ##navigation.skip.nav## ##navigation.skip.footer##
Journal of VLSI Design Tools & Technology
  • Current
  • Archives
  • Announcements
  • About
    • About the Journal
    • Submissions
    • Editorial Masthead
    • Privacy Statement
    • Contact
搜尋
  • Register
  • Login
  1. 主頁 ##navigation.breadcrumbSeparator##
  2. 過往期刊 ##navigation.breadcrumbSeparator##
  3. 卷 3 期 2 (2013)

卷 3 期 2 (2013)

					查看卷 3 期 2 (2013)
出版日期: 2013-09-05

Research Articles

  • Comparative Study of a 32 bit Clock Gated ALU based on Carry Skip Adder and Ripple Carry Adder

    Ankit Mitra
    1-5
    • 需要訂閱 PDF (英文) ##reader.purchasePrice##
  • Design of Low Power Folded Cascode Current Mirror CMOS OTA and Implementation of 2nd Order Gm-C IF Filter with Analysis of S-Parameter

    Kehul A. Shah##common.commaListSeparator##N. M. Devashrayee
    12-19
    • 需要訂閱 PDF (英文) ##reader.purchasePrice##
  • Logic Optimization Algorithm based on Shannon’s Expansion: Reduction in Area, Power and Delay for Pass Gate Implementation

    Usha Sandeep Mehta##common.commaListSeparator##Vaishali Dhare##common.commaListSeparator##Harikrishna Parmar##common.commaListSeparator##Rahul A. Shah
    20-30
    • 需要訂閱 PDF (英文) ##reader.purchasePrice##

Review Articles

  • Cogeneration of Fast Motion Estimation Processor and Algorithms Using Loss Less Compression

    M. Viji##common.commaListSeparator##S. Chitra
    6-11
    • 需要訂閱 PDF (英文) ##reader.purchasePrice##

開發者

##common.software##

訂閱

登入以讀取僅限訂閱讀者的內容。

##common.language##

  • čeština
  • dansk
  • Deutsch
  • English
  • español
  • français
  • italiano
  • 日本語
  • português
  • русский
  • 中文

資訊

  • ##navigation.infoForReaders##
  • 供作者之用
  • 供圖書館管理員之用
更多有關OJS/PKP出版系統、平台及工序的資訊。