卷 5 期 2 (2015)

查看卷 5 期 2 (2015)

出版日期: 2015-05-06

Research Articles

Comparative Analysis of High Speed Comparator for A to D Converters

Priyesh P. Gandhi##common.commaListSeparator##Neha B. Rathod##common.commaListSeparator##N. M. Devashrayee

4-10
- 需要訂閱 PDF (英文) ##reader.purchasePrice##
4-Bit Magnitude Comparator Design Using Different Logic Style

Vipul Mittal##common.commaListSeparator##Tanushree .##common.commaListSeparator##Madhulika Arora##common.commaListSeparator##Meenakshi Yadav##common.commaListSeparator##Sakshi Chaudhary

16-22
- 需要訂閱 PDF (英文) ##reader.purchasePrice##
A Novel Efficient VLSI Architecture for Matrix Multiplication using Compressor-based Multiplier

Kirti Sharma##common.commaListSeparator##Anushree .

23-28
- 需要訂閱 PDF (英文) ##reader.purchasePrice##
Efficient Analysis and Minimization of Glitches using Threshold Swapped Combinational Clock Gating

Sudhakar Jyothula##common.commaListSeparator##A. Mallikarjuna Prasad##common.commaListSeparator##Ajit Kumar Panda

29-37
- 需要訂閱 PDF (英文) ##reader.purchasePrice##
Hardware Optimization of FPGA for I2C Master Protocol and Interfacing with EEPROM Slave

Pragya Sharma##common.commaListSeparator##Neeraj Kr. Shukla

42-48
- 需要訂閱 PDF (英文) ##reader.purchasePrice##
Automated Access Backdoor for UVM_REG Layer

Seep Sethi##common.commaListSeparator##Neeraj Kr. Shukla

49-53
- 需要訂閱 PDF (英文) ##reader.purchasePrice##
Characterization of High Performance Third Generation Current Conveyor using CMOS Technology

Megha M. Patel##common.commaListSeparator##Nilesh D. Patel

54-63
- 需要訂閱 PDF (英文) ##reader.purchasePrice##
Comparative Analysis of Class-AB Voltage Follower using DTMOS Transistor

Nishtha K. Patel##common.commaListSeparator##Nilesh D. Patel

64-70
- 需要訂閱 PDF (英文) ##reader.purchasePrice##
Design of 8 Bit High Speed Pipelined ADC

Shivani R. Patel##common.commaListSeparator##Priyesh P. Gandhi

71-80
- 需要訂閱 PDF (英文) ##reader.purchasePrice##
Tuning Range, Phase Noise and Jitter Analysis of Current Starved Voltage Controlled Oscillator (VCO) for Digital PLL in 45 nm CMOS Technology

Bharat H. Nagpara

81-89
- 需要訂閱 PDF (英文) ##reader.purchasePrice##

Review Articles

Design and Analysis of an Efficient Fast Low Power 1 Kb SRAM Cell Using 90nm and 45 nm Microwind Technology

A. K. Pathrikar##common.commaListSeparator##Rajkumar S. Deshpande

1-3
- 需要訂閱 PDF (英文) ##reader.purchasePrice##
Comparative Study of (Operational Transconductance Amplifier) OTA to Design Low Pass Filter

Aakansha Barala##common.commaListSeparator##Pooja Sabherwal##common.commaListSeparator##Meenakshi Yadav

11-15
- 需要訂閱 PDF (英文) ##reader.purchasePrice##
Review of Design and Implementation of Adder with Increasing Bits by Using Constant Delay Logic Style

Megha Hulkey##common.commaListSeparator##Harshvardhan Upadhyay

38-41
- 需要訂閱 PDF (英文) ##reader.purchasePrice##