##navigation.skip.main##
##navigation.skip.nav##
##navigation.skip.footer##
Open Menu
Journal of VLSI Design Tools & Technology
Current
Archives
Announcements
About
About the Journal
Submissions
Editorial Masthead
Privacy Statement
Contact
搜尋
Register
Login
主頁
##navigation.breadcrumbSeparator##
過往期刊
##navigation.breadcrumbSeparator##
卷 6 期 1 (2016)
卷 6 期 1 (2016)
出版日期:
2016-01-20
Research Articles
A Novel Logic Styles used for Leakage Power Reduction in MOS Integrated Circuit
M. Hulkey##common.commaListSeparator##H. Upadhyay##common.commaListSeparator##K. Sujatha
1-5
需要訂閱
PDF (英文)
##reader.purchasePrice##
Hardware Implementation of Configurable Multi Image Fusion
SS. Malwadkar##common.commaListSeparator##WM. Mendre##common.commaListSeparator##SS. Agrawal
6-15
需要訂閱
PDF (英文)
##reader.purchasePrice##
Simulation Study of Tapered Shape FinFET
G. Musalgaonkar##common.commaListSeparator##A. Shrivastava##common.commaListSeparator##S. Singh##common.commaListSeparator##A. Acharya
21-31
需要訂閱
PDF (英文)
##reader.purchasePrice##
Switched Capacitor Based RC Filter
Jinal A. Prajapati##common.commaListSeparator##Prof. Mehul L. Patel
32-40
需要訂閱
PDF (英文)
##reader.purchasePrice##
Cluster Based Sleep Transistor Approach for Low Power 6T SRAM Cell
P. Raikwal##common.commaListSeparator##V. Neema##common.commaListSeparator##A. Verma
41-48
需要訂閱
PDF (英文)
##reader.purchasePrice##
Design of Single Bitline Novel 5T SRAM Cell to Reduce The Power Dissipation Using Cadence
J. K. Arya##common.commaListSeparator##A. Raman
49-54
需要訂閱
PDF (英文)
##reader.purchasePrice##
Implementation of Edge Detection Algorithm on FPGA using Hardware Software Co-Simulation
Bhupendra Fataniya##common.commaListSeparator##Akash Mecwan##common.commaListSeparator##Dhaval Shah
55-61
需要訂閱
PDF (英文)
##reader.purchasePrice##
Modeling of Voltage Buffer and Memristor Voltage Buffer Using 180 nm Technology
Herman Al Ayubi##common.commaListSeparator##Navaid Z. Rizvi##common.commaListSeparator##Piyush K. Mishra
62-72
需要訂閱
PDF (英文)
##reader.purchasePrice##
GDI Logic Implementation of Variable Sized CSLA Architectures Using 45 nm SOI Technology
Jubal Saji##common.commaListSeparator##Shoaib Kamal
77-78
需要訂閱
PDF (英文)
##reader.purchasePrice##
A Differentiator Based on Second Generation Current Controlled Conveyor
A. Kumar##common.commaListSeparator##R. Pandey
89-95
需要訂閱
PDF (英文)
##reader.purchasePrice##
Review Articles
A Review for Power Optimization in MOS Devices using Different Logic Styles
M. Hulkey##common.commaListSeparator##H. Upadhyay##common.commaListSeparator##K. Sujatha
16-20
需要訂閱
PDF (英文)
##reader.purchasePrice##
Review Paper on Static and Dynamic Power Dissipation of Novel CMOS SRAM Cell
Jitendra Krishna Arya##common.commaListSeparator##Ashish Raman
73-77
需要訂閱
PDF (英文)
##reader.purchasePrice##
開發者
##common.software##
訂閱
登入以讀取僅限訂閱讀者的內容。
##common.language##
čeština
dansk
Deutsch
English
español
français
italiano
日本語
português
русский
中文
資訊
##navigation.infoForReaders##
供作者之用
供圖書館管理員之用