Author Details

Gupta, Rajesh, Cadence Design System, Noida, Delhi-NCR, India, India

  • Vol 5, No 3 (2015) - Review Articles
    All-Digital Phase Locked Loop (ADPLL) as an Intellectual Property (IP) Core for an Application-specified Integrated Circuit (ASIC) Product: A Survey
    Abstract