Jyothula, Sudhakar, ECE, Vignan’s Institute of Engineering for Women, Vishakapatnam, Andhra Pradesh, India, India
-
Vol 5, No 2 (2015) - Research Articles
Efficient Analysis and Minimization of Glitches using Threshold Swapped Combinational Clock Gating
Abstract
ISSN: 2249 – 474X